project Data-driven congestion prediction at placement stage Approximate Logic Synthesis for two-level circuits