• Home
  • About
    • C's place photo

      C's place

      Here is the collection of my posts and essays

    • Learn More
    • Email
    • Github
  • Posts
    • All Posts
    • All Tags
  • Projects

About Me

Biography

Chen Zou is a Ph.D. student in the Computer Science department of the University of Chicago. Chen Zou lays a broad interest in different layers of the computer systems, including computer architecture, compiler, database but with concentration in accelerators’ architecture. Chen Zou is under instructions of Prof. Andrew A. Chien.

Chen Zou obtained B.S. in Microelectronics at Fudan University on June 2016, and M.S. in Computer Science at University of Chicago on June 2019.

SELECTED PUBLICATIONS

  • Chen Zou, Andrew A. Chien. ASSASIN: Architecture Support for Stream Computing to Accelerate Computational Storage. 2022 IEEE/ACM 55th International Symposium on Microarchitecture (MICRO’ 22).
  • Chen Zou, Hui Zhang, Yang Seok Ki and Andrew A. Chien. PSACS: Highly-Parallel Shuffle Accelerator on Computational Storage. 2021 IEEE 39th International Conference on Computer Design (ICCD’ 21).
  • Chen Zou, Andrew A Chien, Robert Gardner, and Ilija Vukotic. Computational Storage to Increase the Analysis Capability of Tier-2 HEP Data Sites (Poster). 2021 IEEE International Conference on Cluster Computing (CLUSTER’ 21).
  • Yuanwei Fang, Chen Zou, and Andrew A. Chien. Accelerating raw data analysis with the accorda software and hardware architecture. Proceedings of the VLDB Endowment 12.11 (2019): 1568-1582.
  • Yuanwei Fang, Chen Zou, Aaron J. Elmore, and Andrew A. Chien. UDP: a programmable accelerator for extract-transform-load workloads and more. In Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO ‘17).
  • Chen Zou, Yajie Qin, Chenglu Sun, Wei Li, and Wei Chen. Motion artifact removal based on periodical property for ECG monitoring with wearable systems. Pervasive Mob. Comput. 40, C (Sep 2017), 267-278
  • Chen Zou, Weikang Qian and Jie Han, DPALS: A dynamic programming-based algorithm for two-level approximate logic synthesis. In Proceedings of IEEE 11th International Conference on ASIC (ASICON ‘15)